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Transistors are the cornerstone of modern electronics. Yet, their relatively complex characteristics,
allied with often observed great parameter variation, remain a challenge for discrete and integrated
electronics. Much of transistor research and applications have relied on transistor models, as well
as respective equivalent circuits, to be employed for circuit analysis and simulations. Here, a simple
and yet accurate transistor equivalent circuit is derived, based on the Early effect, which involves
only the voltage Va and a companion parameter s. Equations are obtained for currents and voltages
in a common-emitter circuit, allowing the derivation of respective gain functions. These functions
are found to exhibit interesting mathematical structure, with gain values varying almost linearly
with the base current, allowing the gains to be well characterized in terms of their average and
variation values. These results are applied to deriving a prototypic Early space summarizing the
characteristics of transistors, enriched with recently experimentally obtained prototypes of NPN and
PNP silicon BJTs and alloy germanium transistors. Though a trade-off between gain and linearity
is revealed, a band characterized by small values of Va stands out when aiming at both high gain
and low distortion. The Early equivalent model was used also for studying the stability of circuits
under voltage supply oscillations, as well as parallel combinations of transistors. In the former case,
it was verified that more traditional approaches assuming constant current gain can yield stability
factors that deviate substantially from those derived for the more accurate Early approach. The
equivalent circuit obtained for parallel combinations of transistors was shown also to closely follow
the Early formulation.
“Where there is matter, there is geometry.”
J. Kepler
I. INTRODUCTION
Developed in 1947 [20], transistors quickly became the
cornerstone of modern electronics. Because of their cen-
tral importance, be it in integrated or discrete circuits,
these devices have become the subject of intense and
continued research from both theoretical (e.g. semicon-
ductor physics) and practical (e.g. electronic engineering)
points of view. There are two main applications of tran-
sistors: digital and analog (e.g. [15, 17, 18, 22, 24]). In
the former case, transistors are used as switches transi-
tioning between two logical levels, which underlies the
area of digital electronics. In the latter case, transis-
tors are typically used as linear amplifiers, character-
izing the area known as analog (or linear) electronics
(e.g. [3, 4, 16, 19, 22, 26, 27]). Because the many sig-
nals in nature exhibit continuous values, being therefore
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called analog, linear electronics continues to be essen-
tial for myriad electronic applications. Here, the chal-
lenge is to achieve efficient circuits capable of amplifying
signals with the lowest level of distortion. This consti-
tutes a challenging endeavor because transistors are in-
herently non-linear devices. So, at least three alternative
approaches have been typically considered in order to
try obtaining linear amplifiers by using transistors: (i)
to improve the of the devices; (ii) to find the most linear
operation region; and (iii) to develop circuits capable of
enhancing linearity. With the introduction of negative
feedback in electronics by H. S. Black in 1927 [2], alter-
native (iii) became the most standard and commonly ap-
plied approach for achieving practical amplifying circuits
with improved linearity.
All the above mentioned three approaches to enhance
linearity when using transistors share a common, criti-
cal aspect: they all rely critically on the availability of
effective transistor models, representations and equiva-
lent circuits. As a consequence, several modeling and
equivalent circuits have been proposed and used in linear
electronics (e.g. [3, 4, 16, 17, 19, 24, 26, 27]). An al-
ternative transistor modeling approach was reported re-
cently [5, 7] that relies on the Early effect, discovered by
J. M. Early in 1952 [9, 14, 24]. This effect is character-
ized by the variation of the charge carrier portion of the
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2base with the base-collector voltage. An immediate con-
sequence of this phenomenon in junction transistors is
that the characteristic isolines of transistors (indexed by
the base current) will not cross the collector voltage axis
at VC = 0, but at a further away negative value VC = Va,
which corresponds to the Early voltage. Though these
facts have been known for a long time, they have not of-
ten considered for modeling transistors, except for a few
works relating the Early voltage with the transistor out-
put resistance Ro, especially in the case of FET devices
(e.g. [8]).
The methodology described in [5, 7] uses the Early ef-
fect to derive a complete transistor model characterized
by two parameters: the Early voltage Va and a propor-
tionality parameter s relating the characteristic isoline
angles θ with the modulating base current IB . Perhaps
the key element in this alternative type of transistor mod-
eling consists in the fact that it was experimentally found
for hundreds of small signal BJTs [5–7] that θ = sIB ,
i.e. the isoline angles are directly proportional to the base
current. This linear relationship not only simplifies the
Early modeling approach, but also leads to the specially
important property that both the parameters involved
in the Early model result completely independent of the
transistor/circuit operation in the space (VC , IC). This
contrasts sharply with the fact that in the more tradition-
ally applied models, the two involved parameters current
gain β and output resistance Ro vary with the normal
operation of the circuit. This has implied that, given
a specific transistor, it is impossible to characterize it
by a single parameter setting (β,Ro), being necessary
to consider maximum or average values of these param-
eters along the operation space, which is not accurate
because the parameters of the transistor characteristic
isolines tend to vary extensively even in normal opera-
tion. It should be recalled that several other transistor
models have been employed (e.g. [11, 18, 22, 24]), some of
which aimed at providing more complete representations
by incorporating a larger number of components.
In spite of its recent introduction, the Early modeling
approach [5, 7] has already been successfully applied to
several issues in electronics, including the characteriza-
tion of real-world NPN and PNP silicon [7] and germa-
nium [6] junction devices, allowing the derivation of a
prototypical atlas of device characteristics in which NPN
exhibit lower parameter variations than the PNP coun-
terparts. In addition, it was found that both the NPN
and PNP transistors tended to have the same average
β while differing markedly in Va and s values, parame-
ters that had not been usually considered. It has also
been verified that the total harmonic distortion of tran-
sistors depends only on the parameter s, being indepen-
dent of the Early voltage Va. Actually, the intrinsic ad-
herence of the Early model to the geometrical structure
of transistors, allied with the simplicity and accuracy of
the proposed basic mathematical representation, paves
the way to several advances in understanding, designing,
and applying transistors in integrated (e.g. [3, 12]) and
discrete circuits. The geometry of device operation con-
stitutes a particularly promising perspective because not
only it promotes better and more intuitive understand-
ing of the potential behavior of a device (often in a very
complete way), but it also provides the scaffolding for
deriving more effective and intuitive mathematical rep-
resentations, models, and respective equivalent circuits.
Indeed, graphical approaches have been extensively used
since the beginnings of electronics, and many of the text-
books from 50’s to 70’s (e.g. [1, 10, 13, 19, 23, 25, 28]) are
characterized by extensive and systematic use of graph-
ical presentations and developments. Perhaps the pro-
gressive shift to numeric-computational modeling of de-
vice operation along the 70’s and 80’s has shifted a lit-
tle bit this paradigm, but graphical approaches remain,
nevertheless, an interesting resource to be considered,
exhibiting potential for enhancing the available simula-
tion resources. So, its is not that graphic representa-
tions of device operation should be replaced by numeric-
computational simulation approaches, but that it should
be incorporated as a valuable and useful concept that
could contribute to advances in simulation approaches.
By having access to effective transistor models, de-
vices operating in the so-called “linear” regime and hav-
ing forward-biased base-emitter junction and inversely-
biased base-collector junctions can be conveniently sub-
stituted by their respective equivalent circuits, providing
a better understanding of the circuit characteristics and
promoting possibilities for further enhancements. The
derivation of transistor equivalent circuits can benefit
greatly from the Early model [5, 7] intrinsic simple ge-
ometry fully compatible with transistor operation, char-
acterized by radiating isolines. The main objective of the
current work is to develop such an equivalent circuit for
the Early model of transistors, and illustrate its theoret-
ical and practical application potentials with respect to
the characterization of important electronic properties of
transistor-based circuits, including current, voltage and
power gains as well as distortion. In addition, the pro-
posed equivalent model is also applied to the analyses
stability of circuits in presence of power supply oscilla-
tions and parallel combinations of BJTs.
This article starts by revising a more traditional tran-
sistor modeling approaches based on the current gain β
and output resistance Ro, and proceeds by presenting the
Early modeling approach and deriving respective equiv-
alent circuits, from which current and voltage equations
describing the behavior of a simplified common-emitter
3circuit configuration are derived. These equations are
then employed to quantify respective current and volt-
age gains, exhibiting an interesting mathematical struc-
ture that implies that, at least for the considered cir-
cuit and parameter configurations, the gains vary in very
nearly to linear fashion with the modulating current base
IB . This fact allows the gains to be effectively quantified
in terms of their respective average and variation values.
These results allowed the derivation of a prototypic Early
space characterizing a trade-off between gain and linear-
ity, as well as incorporating prototypic groups of NPN
and PNP silicon and germanium devices. The potential
of the Early equivalent circuit is further illustrated with
respect to applications to the study of stability induced
by voltage supply oscillations as well as for the charac-
terization of parallel combinatios of transistors.
II. REAL-WORLD TRANSISTOR
CHARACTERISTIC SURFACES
Real-world transistors are characterized by several spe-
cific features regarding their electronic behavior, and
these features tend to vary from one device to another.
Figure 1 illustrates the characteristic surface, represented
in terms of its constituting isolines, each one indexed by a
respective base current IB , of a real-world PNP small sig-
nal transistor. This characteristic surface was obtained
experimentally by using a microprocessed acquisition sys-
tem [5, 7]. The operation space corresponds to the Carte-
sian coordinate system VC × IC , where VC is the voltage
current measured with reference to the ground and IC is
the collector current (positive sign corresponding to cur-
rent entering the device). The characteristic surface in
this figure was obtained for the operation region defined
by VC,min = 0V , VC,max = 10V , IC,min = 0mA and
VC,max = 15mA. The transistor was set in a simplified
common emitter configuration [1, 11, 15, 21], with in-
versely biased base-collector junction and forward-biased
base-emitter junction, with a resistive load RL = 670Ω
attached between the collector and the external voltage
source VCC = 12V . For simplicity’s sake, all current and
voltage values of PNP transistors are represented by in-
verse values, so as to keep the operation space in the first
quadrant, therefore achieving a unified approach with re-
spect to NPN devices.
Interestingly, characteristic surfaces such as that
shown in Figure 1 incorporate all information necessary
to characterize the operation of the respective device,
except in cases where it has reactive components. The
most important region of the characteristic surface is that
where the IB indexed isolines tend to be straight and rea-
sonably spaced one another. This region is often called
FIG. 1: The characteristic surface, represented by base
current-indexed isolines, of a real-world PNP small signal transistor.
The cut-off and saturation regions are excluded from the “linear”
region of operation. Observe the progressively increasing slopes of the
isolines with IB .
the “linear” operation region. The narrow vertical region
next to the IC axis corresponds to the transistor satura-
tion and are normally avoided during linear transistor
operation. Similarly, the narrow horizontal strip next to
the VC axis, often called the transistor cut-off region, is
characterized by coalescence of isolines and is similarly
not taken into account for linear transistor operation.
The isolines in the linear region are mostly straight
lines with slopes that increase with IB . Recall that the
slopes of these isolines correspond to 1/Ro, where Ro
is the output resistance of the collector. Observe also
that the isolines bend at the cut-off region, but are very
nearly straight otherwise. NPN transistors have simi-
lar characteristic surfaces, except for the fact that the
isolines tend to have smaller slope [5]. Because the char-
acteristic surfaces of real-world transistors are somewhat
complicated, simplified versions are typically adopted for
obtaining mathematical characterization of the transistor
behavior, as well as respective equivalent circuits. A tra-
ditional approach to modeling the characteristic surface,
as well as the respectively derived equivalent circuit, is
revised in the next section.
4III. A TRADITIONAL APPROACH TO
TRANSISTOR MODELING
Figure 2 shows a simple NPN transistor characteristic
surface in the (VC , IC) circuit operation space, in which
all the equispaced IB-indexed isolines are assumed to
have the same slope 1/Ro, therefore being parallel one
another. This configuration is normally used assuming
that the base-collector junction is reversely biased while
the base-emitter junction is forward biased, hence the
input port can be approximated by a simplified diode
model as in this figure, where Ri stands for its internal
resistance (observe that the ideal diode in this figure can
be omitted under the above hypotheses).
Though it is know that, for most real-world transis-
tors, the slopes actually increase with IB , this fact is not
considered in this model for simplicity’s sake. As a mat-
ter of fact, an even simpler transistor characteristic is
sometimes used in which all equispace isolines have null
inclination, implying Ro = ∞. Despite these simplifica-
tions, such approaches remain interesting, as they pro-
vide insights about how more idealized transistors would
behave, and can also be used in introductory didactic
syllabuses.
FIG. 2: The geometrical set-up defined by characteristic surface of a
simplified NPN transistor in which all equispace isolines defined by IB
have the same slope 1/Ro being, therefore, parallel one another. The
load line defined by having a load resistance L in series with a voltage
source VCC are also included. The state value (VC , IV ) of the
transistor is restricted to excursioning along the load line.
In this section, we review the analysis of the electronic
properties of the ideal transistor represented by the char-
acteristic surface in Figure 2. First, we obtain the current
and voltage equations for the input and output ports, and
then use these equations in order to derive the current,
voltage and power gain, and discuss linearity.
The simplified characteristic surface in Figure 2, to-
gether with the assumed simplified diode model, yields
the equivalent circuit shown in Figure 3. The ideal diode
is included for the generality’s sake, but can be omit-
ted under the adopted transistor base-emitter forward
bias. Observe that the IB-indexed isolines are obtained
by incorporating the constant current source Is in paral-
lel with an internal output resistance Ro (Norton equiv-
alent).
FIG. 3: The simplified transistor model respective to the NPN
transistor characteristic curve in Figure 2 and the ideal diode model
adopted for representing the reversely biased base-collector junction.
We consider a simplified common emitter circuit con-
figuration as in Figure 4. Here, a load resistance RL is
attached between the external voltage source VCC and
the transistor output (collector). It can be easily verified
that this pair of components external to the transistor
define a straight line in the (VC , IC) space as in Figure 2.
This line is commonly called load line. The circuit oper-
ation is now restricted to take values (VC , IC) along this
load line. While the resistance RL corresponds to the
actual load of the transistor, the voltage source VCC is
required because the transistor, being a passive device,
can not deliver power into the load, but only control an
external voltage or current source according to the input
current IB . That is why transistors operating as ampli-
fiers are sometimes called “valves”.
First, we approach the base-emitter junction, which we
assumed to operate as a simplified diode. For this input
port, we have:
VB = Vr +RiIB (1)
Now, we proceed to the output port. By defining the
transistor current gain β = IR/Is = constant and ap-
plying Kirchhoff’s and Ohm’s laws (e.g. [16]), we have
that:
5FIG. 4: The circuit configuration considered in this work. The load
resistance RL, together with a series voltage supply VCC , are
attached to the transistor collector (here playing the role of output).
The inclined parallel isolines in the adopted characteristic surface are
modeled in terms of the variable current source Is and the respective
output resistance Ro.
IC (IB) =
VCC + βRoIB
Ro +RL
(2)
VL (IB) = RLIC = RL
VCC + βRoIB
Ro +RL
(3)
PL (IB) = RL
(
VCC + βRoIB
Ro +RL
)2
(4)
When R0 →∞, the transistor output stage becomes a
perfect current source and we have:
IC (IB) = βIB (5)
VL (IB) = RLIC = RLβIB (6)
PL (IB) = RL(βIB)
2 (7)
The AC current, voltage and power gains at the resis-
tance load are commonly defined, respectively, as:
ai(IB) =
IC(IB)
IB
∣∣∣∣
Q
(8)
av(IB) =
VL(IB)
Vi(IB)
∣∣∣∣
Q
(9)
ap(IB) =
PL(IB)
Pi(IB)
∣∣∣∣
Q
= ai(IB)av(IB) (10)
Strictly speaking, the AC gains are defined respectively
to an operating point Q = (VC,Q, IC,Q). This effectively
implies Ri → 0. In addition, because of the constant
slope of the IB-indexed isolines in the simplified transis-
tor model under consideration, the choice of this point
becomes immaterial and we have:
ai =
βRo
(Ro +RL)
(11)
av(F ) =
βRLRo
Ri(Ro +RL)
(12)
ap(IB) =
RL(βRo)
2
Ri(Ro +RL)2
(13)
So, we have that all the considered gains do not depend
on IB , VC or IC , as would be expected as a consequence
of adopting equispaced isolines. For the further simplified
case when Ro →∞, we have:
ai = β (14)
av(IB) = β
RL
Ri
(15)
ap(IB) = β
2RL
Ri
(16)
IV. THE EARLY MODEL APPROACH
Now, we revisit the circuit configuration discussed
in the previous section, but adopting a simple Early
model [5, 7] instead of the just considered current-source
model. Figure 5 depicts the characteristic surface under-
lying the adopted Early model, defined in terms of a set of
IB-indexed isolines radiating from the same point along
the VC = Va axis. Observe the varying inclination and
spacing of the IB-indexed characteristic isolines along the
load line, which account for a more accurate and realistic
representation of the transistor intrinsic electronic prop-
erties, as can be immediately inferred by comparing the
diagram in Figure 5 with the experimental characteristic
isolines of the real-world transistor in Figure 1.
Though the “fan”-like radiation may initially appear
as a complication, it will turn out that this is not re-
ally so. In addition, this geometrical organization pro-
vides a much more accurate representation of the behav-
ior or real-world transistors than the previous simplified
approach, as it allows the increasing slopes of the non-
equally spaced isolines to be taken into account [5, 7].
Observe that these slopes correspond to the inverse of
the output resistance Ro, and also that tan(θ) = 1/Ro.
In addition, the two parameters involved in the Early
modeling, namely the Early voltage Va and the propor-
tionality parameter s, remain constant throughout the op-
eration space, i.e. these two parameters do not depend on
either VC or IC (which is not verified for more traditional
approaches based on β and Ro). These key properties of
the Early approach, that constitute the main motivation
6FIG. 5: The geometrical construction underlying the Early model of
transistors. The set of IB-indexed isolines converge at VC = Va as a
consequence of the Early effect. The load line defined by a resistive
load RL attached to the collector in series with the voltage supply
VCC is also shown. The circuit operation therefore remains limited
along this line. Observe that the slope of the load line is determined
by RL, while the inclination of the isolines correspond to 1/Ro(IB),
which is intrinsically compatible with the geometric structure
observed for the real-world transistor in Figure 1. Only a second
hypothesis underlies the Early model: the linear relationship between
the angle θ of the isolines and the base current IB , i.e. θ = sIB ,
implying a second parameter, the proportionality constant s, to the
Early model.
of the present work, are summarized in the following box:
In the Early model, the characteristic surface of real-
world transistors, allowing for varying slope of non-
equally spaced characteristic isolines indexed by the
base current IB , is represented in terms of only two
constant parameters (Va and s) that provide a very
comprehensive characterization of the device opera-
tion.
The possible reason why such an Early model ap-
proach [5, 7] was been adopted earlier is because the re-
lationship between θ and IB did not seem to be known.
However, at least for several types of small signal tran-
sistors, it has been experimentally verified recently [5, 7]
that β = sIB , allowing a substantially simple and effec-
tive transistor model to be developed and applied [5, 7].
Therefore, only two elements underly the Early model:
the hypotheses that θ = sIB , and the fact that the all
the IB-indexed isolines intersect at a same value Va along
the VC axis. The Early model is immediately applicable
equally to NPN and PNP models, and in this work all
PNP currents and voltages are shown with negative val-
ues, for simplicity’s sake.
The equivalent circuit of the graphical construction
shown in Figure 5 can now be easily derived as illus-
trated in Figure 6. The input port is modeled in the same
way as in the previous section. However, in the Early
approach, the output port of a transistor is now repre-
sented as voltage source with fixed value Va correspond-
ing to the Early voltage, in series with a variable output
resistance Ro(IB) = 1/tan(sIB), where s is the propor-
tionality constant constituting the second parameter in
the Early model [5, 7]. Rarely, if ever, equivalent circuits
employ variable resistances (or conductances), but there
is no intrinsic shortcoming in this type of approach. On
the contrary, the IB-controlled resistance of the isolines
provides a natural represented by the geometrical orga-
nization of the transistor operation. Observe also that
though a respective Norton version of the equivalent cir-
cuit proposed for the Early modeling would be possible,
it would imply both output resistance and current source
to vary with IB , while the voltage source in the adopted
Thevenin configuration remains constant with IB as well
as with IC and VC .
FIG. 6: The Early model equivalent circuit. While the input port is
the same as before, the output port now incorporates a variable
output resistance Ro(IB) = 1/tan(sIB) and a fixed voltage source Va,
where Va is the Early voltage. The two diodes are included for
generality and can be omitted in typical amplifying circuit
configurations.
The presented Early equivalent circuit can be under-
stood as having similar complexity to the varying cur-
rent source model in Figure 3. However, it is typi-
cally much more accurate than that model as allowed by
the variable resistance representation of the progressively
more inclined, non equally space isolines found in most
real-world transistors. It could also be argued that the
voltage-based (Thevenin) approach is probably more in-
tuitive than the more traditional current-based (Norton)
counterpart.
Figure 7 shows the same circuit as in the previous sec-
tion, but with the transistor represented in terms of its
Early model. Since the base-emitter is forward biased
and the base-collector is inversely biased, the two diodes
can be conveniently omitted.
Because the input port is modeled in the same ways
as in the previous section, Equation 1 is verified also for
this circuit configuration. The output current, as well
as VL and PL at the output stage can be immediately
7FIG. 7: Application of the Early model to study an simplified
common-emitter configuration with resistive load RL and voltage
source VCC . Recall that Va has negative value and that the diodes
can be omitted for the assumed biases. While Va does not vary with
either IB , IC or VC , the proportionality parameter s depends of IB ,
implying the output resistance Ro also to be a function of IB .
determined by applying Kirchhoff and Ohm’s laws as:
IC (IB) =
VCC − Va
RL +Ro(IB)
(17)
VL (IB) = RL
VCC − Va
RL +Ro(IB)
(18)
PL (IB) = RL
(
VCC − Va
RL +Ro(IB)
)2
(19)
where Ro(IB) = 1/tan(sIB). These expressions are
hardly more complicated than those obtained for the
more traditional, and less precise, modeling approached
addressed in the previous section.
The current, voltage and power gain are now given as:
Ai(IB) =
(VCC − Va)tan(sIB)
IB(RLtan(sIB) + 1)
(20)
Av(IB) =
RL(VCC − Va)tan(sIB)
(RLtan(sIB) + 1)(Vr +RiIB)
(21)
Though this last pair of equations is slightly more so-
phisticated than those obtained for the more traditional
modeling approach discussed in the previous section, this
is so because now they account for the important fact
that all gains are indeed functions of IB . This is particu-
larly important because this dependence directly implies
that the current, voltage and power amplifications will
necessarily be non-linear in a real-world circuit employ-
ing a real-world transistor.
The AC version of the obtained current and voltage
gains (the power gain will be henceforth omitted as it can
be directly obtained as ap = aiav) can now be calculated
as:
ai(IB) = − Vatan(sIB)
IB(RLtan(sIB) + 1)
(22)
av(IB) = − RLVatan(sIB)
RiIB(RLtan(sIB) + 1)
(23)
It is interesting to rewrite the above equations as:
ai(IB) = −Va
[
tan(sIB)
IB(RLtan(sIB) + 1)
]
(24)
av(IB) = −Va
Ri
[
RLtan(sIB)
IB(RLtan(sIB) + 1)
]
(25)
so that we can now define the two functions g() and h()
that play the role of kernels of the transistor operation:
g(IB , s, RL) =
tan(sIB)
IB(RLtan(sIB) + 1)
(26)
h(IB , s, RL) =
RLtan(sIB)
IB(RLtan(sIB) + 1)
(27)
These functions are critically important because they
define the linearity of the transistor amplification in the
considered circuit configuration. Both g() and h() de-
pend only of the base current IB , the proportionality
parameter s, and the load resistance RL. The current
and voltage gains can be easily obtained by multiplying
g() and h() by −Va and −Va/Ri, respectively, as implied
by Equations A.1 and A.2.
Figure 8 illustrates the behavior of g() in terms of IB ,
and Figure 9 depicts the function h() in terms of these
same two variables for 0 ≤ IB ≤ 100µA and RL = 670Ω.
For simplicity’s sake, we henceforth set Va = −100 and
s = 2, which is typical of small signal real-world NPN
devices [5]. Both cases assume s = 2 and 50Ω ≤ RL ≤
1kΩ, but similar behaviors are observed for other typical
parameter value configurations.
For any fixed RL, g() decreases with IB in an almost
linear fashion, especially for smaller values of RL. Simi-
larly, h() also decreases with IB for fixed RL (except for
RL = 0, when g() = 0), but now in an almost perfectly
linear fashion. Indeed, the relative variations of g() and
h() with IB both increase with the fixed RL value.
Given the almost linear variations of g() and h(), they
can be effectively characterized in terms of their average
and variation values. The former of these are immedi-
ately given as:
〈ai〉
∣∣∣∣IB,max
IB,min
=
g(IB,min) + g(IB,max)
2
(28)
〈av〉
∣∣∣∣IB,max
IB,min
=
h(IB,min) + h(IB,max)
2
(29)
8FIG. 8: The function g(IB |s, RL) in terms of 0 ≤ IB ≤ 100µA
characterizing the current amplification (except by a factor −V a)
properties of a transistor for s = 2 and 50Ω ≤ RL ≤ 1kΩ.
FIG. 9: The function h(IB |s, RL) in terms of 0 ≤ IB ≤ 100µA
characterizing the voltage amplification (except by a factor −Va/Ri)
properties of a transistor for s = 2 and 50Ω ≤ RL ≤ 1kΩ.
The gain variations are all important for characteriz-
ing the linearity of the transistor operation (observe that
increased variations will imply larger distortions in the
amplification), so that it is worth defining them in terms
of the relative maximum excursions, i.e.:
δai
∣∣∣∣IB,max
IB,min
=
g(IB,min)− g(IB,max)
IB,max − IB,min (30)
δav
∣∣∣∣IB,max
IB,min
=
h(IB,min)− h(IB,max)
IB,max − IB,min (31)
where g() and h() are immediately calculated by using
Equations 26 and 27, respectively. Interestingly, these
variations are directly related to the total distortion im-
plied by the respective amplifications. In particular, full
linear operation would be achieved if the variations were
null.
The nearly linear variations of the current and voltage
gain with IB indicate that, at least for the considered
parameters and variable ranges, the properties of those
gains can be effectively quantified in terms of the respec-
tive average and variation values.
We are now in a position to study the overall AC prop-
erties of the considered transistor/circuit configuration –
namely the current and voltage gains, as well as the over-
all implied distortions – in terms of all possible choices of
the involved parameters, i.e. Va, s, Ri and RL. We limit
our discussion to the current gain because an analogue
behavior is observed for the voltage gain. Figure 10 illus-
trates the average current gain, obtained by multiplying
g() by −Va.
FIG. 10: The current gain averaged for 0 ≤ IB ≤ 100µA for the
considered circuit and parameter configurations. Respective isolines
are also shown. Though this result was obtained with respect to
RL670Ω, Va = −100 and s = 2, similar structures are obtained for
other typical configurations. Observe that the maximum average gain
is achieved at the upper left-hand side of the Early space, decreasing
steadily towards both the Va and s axes.
The average current gains tend to reach a peak at the
top lefthand side of the Early space (Va, s) and the low-
9est values near the Va and s axes. Respective isolines,
indexed by the average current gain, are also depicted in
this figure. They present progressively varying shapes,
with curvature increasing towards the coordinate system
origin. Observe that the average current gain increases
in a non-linear fashion throughout the Early space, being
characterized by steeper variations near the top lefthand
side of the represented space.
Figure 11 shows the absolute variation of the current
gain along the considered portion of the Early space for
0 ≤ IB ≤ 100µA and RL = 670Ω. The obtained pattern
is similar to that exhibited by the average current gain,
but it is less symmetrical along the horizontal and ver-
tical orientations. The respective current gain variation
isolines are also shown in this figure.
FIG. 11: The variation of current gain in the interval 0 ≤ IB ≤ 100µA
for the considered circuit and parameter configurations. Respective
isolines are also shown. This surface presents similar structure as that
obtained for the average current gain in Figure 10
Enhanced linearity is achieved for the (Va, s) configu-
rations near the Va or s axes. Observe that the variation
values are high because the variation is normalized by
the IB interval, which is equal to 100µA. Another way
to quantify non-linearity as related to the current gain
variations is by considering relative instead of absolute
values. This type of quantification is adopted henceforth
in this work. Figure 12 depicts the relative current gain
variations, obtained by dividing the previous variations
by the respective average current gain.
This remarkable result, already hinted by previous
total harmonic distortion considerations in a previous
work [5], indicates that the linearity of the transistor in
the adopted circuit depends only of the s values, being
completely independent of the Va values. Therefore, hor-
izontal isolines are obtained in the figure. Observe that
the isolines spacing decreases progressively with s. The
FIG. 12: The function h(IB |s, RL) in terms of 0 ≤ IB ≤ 100µA
characterizing the voltage amplification (except by a factor −Va/Ri)
properties of a transistor for s = 2 and 50Ω ≤ RL ≤ 1kΩ.
most non-linear amplification is obtained for large val-
ues of s, irrespectively of Va. Interestingly, a (welcomed)
substantially wide band of low variation is observed near
the Va axis.
The results revealed by the average current gain and
its variations can now be neatly combined into a same di-
agram, henceforth called the prototypic Early space, to
provide an overall representation of the trade-off between
current gain and linearity in the considered circuit. Fig-
ure 13 shows the so obtained prototypic space, as well as
Mahalanobis ellipses obtained experimentally for several
NPN and NPN silicon [5] and germanium [6] junction
transistors. The isolines for β = 130 (dashed line) as
well as for β = 240 (dotted line) are also shown in the
figure, passing very near to the centers of mass (averages)
of the considered groups of transistors.
This prototypic space summarizes several key informa-
tion about transistor operation, providing valuable sub-
sidies for choice, applications, and design of transistors.
If priority is placed on gain, devices near the red region
should be chosen. Contrariwise, in case linearity is the
main objective, devices near the green band should be
considered. Now, it becomes evident that the high gain
and high linearity tend to follow contrary pathways along
the prototypic space, implying a trade-off between these
two often sought characteristics. However, the different
geometry of the average current gain and variation sur-
faces imply some regions of special interest when trying
to optimize both gain and linearity. Though, in princi-
ple, the linearity does not depend of Va, if a large mag-
nitude value of Va is chosen, such as in the yellow band
R in the figure, higher gain values can be obtained even
when choosing transistors with smaller values of s. In this
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FIG. 13: The Early space prototypic space, illustrating the high gain
and high linearity regions, as well as prototype groups of NPN and
PNP silicon (Si) and germanium (Ge) junction transistors. Though a
trade-off results regarding the choice of high gain and high linearity,
the region R provides a good compromise between these two goals.
Also, the fact that the higher gain isolines approach the Va axis for
larger values of VA, therefore leading to respectively smaller values of
s, also implies that transistors with large values of Va provide a good
combination of gain and linearity.
way, the yellow region stands as having particular inter-
est when aiming simultaneously at hight gain and good
linearity. Also, observe the higher gain isolines tend to
approach the Va axis for large magnitude values of that
parameter, the implied funneling effect also implies lower
values of s and improved linearity. Thus, devices with
very large Va are particularly interesting for providing a
good combination of high gain and low distortion.
Interestingly, real-world NPN and PNP transistors, at
least for the cases experimentally characterized [5], tend
to occupy an intermediate position in the Early param-
eter space. The silicon NPN devices are those nearer
to the yellow band, representing good candidates when
aiming at both high gain and low distortion levels.
V. STABILITY FACTOR ANALYSIS
An important property of transistor-based amplifying
circuits regards their stability (e.g. [25]) with respect to
the current or voltage supply oscillations. Let’s obtain,
by using the Early equivalent circuit, the current and
voltage stability for VCC oscillations of the circuit con-
sidered in the previous sections. This can be done as
follows with respect to the collector current and voltage
instability with respect to VCC oscillations:
Si =
∂IC
∂VCC
(IB) =
1 + βRoIB
Ro +RL
(32)
Sv =
∂VL
∂VCC
(IB) = RL
1 + βRoIB
Ro +RL
(33)
It follows that:
Si =
∂IC
∂VCC
(IB) =
(1− Va)tan(sIB)
RLtan(sIB) + 1
(34)
Sv =
∂VL
∂VCC
(IB) = RL
(1− Va)tan(sIB)
RLtan(sIB) + 1
(35)
The voltage instability Sv is directly related to the
current stability Sv, so we focus on the former index.
Figure 14 illustrates the behavior of Si in terms of
0 ≤ IB ≤ 100µA assuming Va = −70V and RL = 670Ω.
The β and Ro used in the more traditional approach in
Section III were obtained by using the mapping between
the Early and (β,Ro) parameters developed in [5].
FIG. 14: The dashed line shows the instability S of voltage in terms of
IB for the considered common emitter circuit configuration assuming
Va = −70V and RL = 670Ω. The solid line corresponds to the voltage
stability as calculated by using the more traditional alternative model.
The two curves deviated markedly, specially for larger values of IB .
A substantial discrepancy can be observed between the
instability curves obtained by using the Early (dashed
lines) and more traditional approach (solid line), as these
diverge markedly, specially for larger values of IB . Inter-
estingly, the instability obtained by using the more accu-
rate Early equivalent circuit is smaller than that yielded
by using the more traditional model. This is a prob-
able consequence of the fact that the varying slopes of
the IB-indexed isolines, which is represented in the Early
equivalent circuit but not the more traditional approach,
compensate for the voltage supply oscillations through a
kind of saturating effect. Thus, real-world devices may
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turn out to have potentially increased stability than that
revealed by more traditional approaches based on the
(β,Ro) parameters.
This simple application of the Early equivalent circuit
to the analysis of an important practical parameter in lin-
ear circuit design and application, namely the variation
of the amplification as a consequence of power supply os-
cillations, revealed that substantial discrepancies in the
quantified electronic behavior of the analyzed circuits can
be produce when overlooking the more realistic variation
of the IB-indexed isolines in real-world devices.
VI. PARALLEL TRANSISTOR
CONFIGURATIONS
A single transistor is capable of delivering a limited
amount of current to the load, being subjected to max-
imum absolute ratings. A possible means for trying to
increase the power provided by the output port of tran-
sistors is to combine them in parallel as illustrated in
Figure 15.
FIG. 15: Parallel combination of two transistors that is sometimes
employed to deliver more current to the load and to reduce the output
resistance. This is not a practical circuit as it lacks some important
considerations.
As illustrated in Figure 16, the Early equivalent circuit
can be easily employed to analyze the parallel configura-
tion of two transistors (the result can be immediately
extended to more transistors).
The so obtained circuit can now be analyzed by us-
ing Kirchhoff’s and Ohm’s laws, as well as the Thevenin
equivalent theorem, to obtain the following equations of
the resulting effective output resistance Ro,eq(IB) and
Early voltage Va(IB), both of which potentially depen-
dent of IB :
Ro,eq(IB) =
Ro1(IB)Ro2(IB)
Ro1(IB) +Ro2(IB)
(36)
Va,eq(IB) = Va2 +Ro2(IB)
Va1 − Va2
Ro1(IB) +Ro2(IB)
(37)
FIG. 16: The circuit obtained by substituting the two transistor in
the parallel combination by their respective Early equivalents.
For simplicity’s sake, and without loss of generality, we
can make s2 = γs1 and Va2 = λVa1. First, we have that:
Ro2(IB)
Ro1(IB)
=
tan(s1IB)
tan(γs1IB)
(38)
and, consequently, it follows that:
Ro,eq(IB) =
1
tan(s1IB) + tan(γs1IB)
(39)
Va,eq(IB) =
λVa1tan(s1IB) + Vatan(s1IB)
tan(s1IB) + tan(γs1IB)
(40)
Interestingly, Va,eq turns out to be almost perfectly
constant with IB for the parameters and variables typi-
cally found in the considered circuit configurations to the
point that the variation often results smaller than dou-
ble floating point precision. So, the equivalent transistor
effectively has, effectively, a constant Early voltage deter-
mined only by s1, s2, Va1 and Va2. This nearly constant
value of Va,eq can be conveniently obtained by applying
L’Hospital theorem to Equation 40, which yields:
Va,eq(IB) =
λ+ 1
γ + 1
Va (41)
The dependence of Va,eq with γ and λ is depicted in
Figure 17.
So, increasing λ promotes linear larger values of Va,eq,
and this increase is more accentuated for smaller values
of γ. However, the effective Va,eq can never exceed the
maximum between the two original Early voltages Va1
and Va2.
Another remarkable property of the parallel transistor
combination is that the proportionality ratio Ro1/Ro,eq
and Ro2/Ro,eq is also virtually invariant with IB . This
means that the pairwise combination of transistors will
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FIG. 17: The equivalent Early voltage Va in terms of γ = s2/s1 and
λ = Va2/Va1. Va,eq increases linearly with λ for any fixed value of γ.
It is assumed that Ro1 = 1 and that Va1 = 1.
have an equivalent output resistance Ro,eq that will not
interfere with the degree of linearity of the resulting de-
vice. As a consequence, parallel combinations of transis-
tors cannot imply in new types of characteristic surfaces
deviating from the Early model geometry. Similarly, by
applying L’Hospital theorem:
Ro,eq =
γ
γ + 1
Ro2 (42)
Figure 18 shows the range of Ro,eq that can be ob-
tained by varying γ. Observe that the equivalent resis-
tance tends to saturate at 1 for very large values of γ.
FIG. 18: The equivalent output resistance Ro,eq in terms of
γ = s2/s1. Ro,eq increases with γ, but tends to saturate soon. It is
assumed that Ro1 = 1.
As the equivalent Va and s initially seemed to depend
on IB , this could lead to novel qualitative behavior of
the parallel combination of transistors, such as eventual
displacement of the point Va along the VC axis during
normal circuit operation, or non-linear dependencies of θ
with IB implied by s not being constant with IB . How-
ever, the interesting obtained results imply that the par-
allel combination of transistors, at least for the consid-
ered configuration and parameters and variables ranges,
will effectively result in a new transistor described by the
same qualitative behavior as dictated by the Early equiv-
alent circuit (see Figure 19). So, parallel combinations
can be used to “design” new devices with parameters
that are intermediate between the two original transis-
tors. For instance, a transistor with smaller Va,eq can
be obtained by combining two transistors with larger Va
values. Observe that the resulting Va,eq and Ro,eq val-
ues will never be larger than the respective values of the
original combined transistors.
FIG. 19: The resulting Early equivalent circuit for parallel
combination of two transistors. The resulting device has been found,
at least for the considered configurations, to follow almost perfectly
the Early model in the sense that the resulting equivalent Early
voltage is constant and the obtained equivalent output resistance
depends on IB as dictated by the Early approach.
VII. CONCLUDING REMARKS
Transistors have been around since the mid 40’s, play-
ing a decisive role for the development and populariza-
tion of modern electronics. Yet, their seemingly complex
operation, which constrains the linearity of applications,
has motivated much effort aimed at better understand-
ing, modeling, applying and designing improved devices
and circuits. There are two main vectors motivating the
continued interest in transistors: (i) they are used in
a vast range of applications underlying most of human
activities, some of them critically; and (ii) oftentimes,
transistors are required to operate with as much linear-
ity as possible, which implies several challenges given
the practical variability of transistor parameters allied
to their relatively complex behavior. Originally, the fo-
cus of interest in transistor research was directed toward
discrete devices and circuits, and great attention tended
to be given to graphical representation and modeling ap-
proaches. With the introduction of integrated technol-
ogy, interest shifted to transistors as the basic elements
in integrated circuits, often studied by using numeric-
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computational simulations. However, several applica-
tions still justify, or even require (as in power electron-
ics), the application of discrete devices. Be that as it
may, discrete and integrated transistors follow the same
physical constrains, so that they can be treated by the
same unified approaches.
As a consequence of the continuing interest in tran-
sistor electronics, a vast quantity of works have been
reported aimed at characterizing, modeling and design
these devices. One of the main approaches consists in
deriving, experimentally or from basic physical princi-
ples, the functional response of the devices (often done
in a graphic way, with the help of transfer functions and
other types of diagram), and then obtaining respective
equivalent circuits that can be incorporated into circuit
analysis performed analytically or through simulations.
Several of the traditional transistor models are based on
two parameters, the current gain β and the (collector)
output resistance Ro. While these two parameters are
particularly intuitive, as they are closely related to tran-
sistor electronic operation in circuits, they have an in-
trinsic limitation in the sense that they vary, often sig-
nificantly, with normal circuit operation, taking different
values for each current and voltage values taken by the
transistor output.
A simple, and yet accurate, transistor model was de-
veloped recently [5, 7] founded on the Early effect, char-
acterized by an interesting geometry of operation. In
addition to the Early voltage Va sometimes used in tran-
sistor modeling, a second proportionality parameter s
is involved that governs how the angle θ of the base
current-indexed transistor isolines vary with that current
IB . Interestingly, this parameter s has been experimen-
tally found [5–7] to underly the simple linear relationship
θ = sIB , at least for hundreds of small signal silicon and
germanium BJTs, to vary in nearly full linear fashion.
Therefore, both parameters Va and s are fixed and con-
stant for each given transistor, defining to a great extent
its electronic properties. In addition, the mapping of
transistors into the Early parametric space, instead of in
more traditional (β,Ro) spaces, has the advantage of al-
lowing a better characterization and separation of differ-
ent types of transistors [5, 6], possibly as a consequence of
the fact that the Early approach captures directly the ge-
ometry of operation of real-world devices in the so-called
“linear” operation region.
Despite having been introduced quite recently, the
Early model has already been applied with encouraging
success to several problems in electronics, including the
estimation of transfer functions [7], the characterization
of complementary BJTs including the derivation of a pro-
totypic space [5], as well as the study of the electronic
properties of alloy junction germanium transistors [6].
In this work, an equivalent circuit is developed for the
Early model in order to pave the way to its direct appli-
cation in analysis and design of discrete and integrated
circuits. We started by discussing the geometrical char-
acteristics of real-world transistors, and then revised one
of the simplified traditional models based on β and Ro,
that have been largely used and applied in electronics.
Next, the equivalent circuit of the Early model was de-
rived, starting from characteristic surfaces with isolines
radiating from a common point Va, corresponding to the
Early voltage. The obtained circuit resulted substantially
simple, with its output port including only a resistance
and a voltage source connected in Thevenin series. How-
ever, this resistance turns out to be dependent on the base
current IB , as well as on the Early parameters Va and s,
i.e. Ro = Ro(IB |Va, s).
To illustrate the potential of this model, it was applied
to the characterization of a simplified common emitter
circuit configuration in which the load is directly attached
between the transistor collector and the external voltage
supply VCC . The collector current, as well as the voltage
across the load, were easy and conveniently derived by
taking into account the Early equivalent circuit. Interest-
ingly, these equations turned out to be no more complex
than those obtained for the more traditional approach
based on β and Ro, despite the fact that that the more
traditional model considers a much more simplified situ-
ation in which the current gain does not vary during the
transistor operation as a consequence of the equispaced
parallel (though inclined) isolines. Then, equations for
the DC and AC current, voltage and power gains were
derived and, again, resulted not to be more elaborated
than the respective counterparts obtained for the simpler,
more traditional model.
The current and voltage gain equations (the power gain
can be directly obtained from these to gains) were found
to exhibit an interesting mathematical structure involv-
ing ratios between tangents. Two kernel functions g()
and h() were derived, respectively, from these two gain
equations. It is believed that these two equations are
behind the intricacies of transistor operation. As illus-
trated graphically, the current and voltage gains vary in
an almost perfectly linear fashion with IB , which sug-
gests the derivation of the average and variation of the
gains by taking into account only the extremities of the
excursion of the gains as they vary with the same range
of IB . This yielded two very simple expressions for quan-
tifying the average current and voltage gains, as well as
their variations, given the Early parameters Va and s,
the transistor input port resistance Ro, as well as the
circuit configuration (i.e. RL). The gain variations are
particularly interesting because they are directly related
to the linearity of the amplification. For instance, null
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gain variation necessarily implies perfect linearity.
The development of equations for the average and vari-
ation of the current and voltage gains paves the way to a
series of interesting applications and analysis of discrete
and integrated circuits. This potential was preliminary
illustrated in the current work with respect to: (a) the
identification of trends, along the Early space, underly-
ing gain and linearity; (b) the derivation of a prototypic
space that can assist transistor characterization, choice,
design, and applications; (c) the quantitative study of
circuit stability analysis; and (d) the characterization of
parallel configurations of transistors.
Regarding the gain and linearity of transistors, as re-
vealed by the Early approach, we found that they follow
a trade-off, with higher gain typically implying reduced
linearity. However, it was possible to identify a region
in the Early space in which a good compromise can be
achieved between these two requirements. In addition,
we also found that larger values of Va magnitude tend
to be particularly interesting, as larger gains can be ob-
tained for a fixed s when Va is increased while relatively
small values of s can be achieved. The obtained proto-
typic Early space for several real-world NPN and PNP
silicon and germanium transistors revealed that the sili-
con NPN BJTs are the devices characterizing a particu-
larly good combination of gain and linearity, at least as
far as the considered configuration and parameters and
variable settings are concerned. The obtained prototypic
Early space provides valuable means for characterizing,
analyzing, designing and applying discrete and integrated
transistors.
The application of the Early equivalent circuit to the
stability study of effects of power supply oscillations on
the load voltage revealed that the stability of real-world
devices in the considered circuit type and configuration
may be substantially better than that revealed by the
more traditional modeling approach based on β and Ro.
This fact suggests that deviations between these two
models can also be expected regarding other important
electronic properties of several types of circuits. Indeed,
the Early equivalent circuit allowed the variation of the
slopes IB-indexed isolines to be taken into account, and
this has been somewhat provided some compensation for
the power supply oscillations.
Parallel transistor configurations were also approached
by using the proposed Early circuit. Here, we found that
the resulting device follows almost perfectly the Early
representation, as the resulting Early voltage does not
depend on IB and the resulting equivalent output resis-
tance depends on that current according to the Early
voltage hypothesis, namely Ro,eq = seqIB . Such combi-
nations provide an interesting possibility for engineering
“new” equivalent devices with intermediate parameters
as the two original devices. These results can be imme-
diately extended to parallel combinations of 3 or more
transistors.
The reported concepts, developments, and results pave
the way to a large number of immediate future develop-
ments. These include the investigation of more sophisti-
cated circuit configurations, as voltage followers, current
mirrors, push pull stages, phase splitters, as well as the
more complete common emitter configuration. Specially
promising is the possibility to use the Early equivalent
circuit for developing new, improved circuits. It would
also be interesting to compare the performance of several
types of transistors in these circuits by using the Early
approach, so as to identify their respective main advan-
tages. The Early equivalent model can also be used to
investigate the effect of several types of noise and envi-
ronment variations on the circuit performance. A par-
ticularly promising would be to characterize transistor
amplification when applied to reactive loads. All these
possibilities can be used in both discrete and integrated
device and circuit design.
Appendix: Series Expansion of Early Model Current
and Voltage Gains
For typical values of IB in small signal transistors (ap-
proximately in the order of tenths or hundreds of mi-
croamperes), the Early-based equations obtained for the
circuit considered in Section IV can be simplified with
very small error by respective series expansion at IB = 0:
ai(IB) ≈ −Vas
[
1− sRLIB + s
2
3
(3R2L + 1)I
2
B
]
(A.1)
av(IB) ≈ −Va
Ri
sRL
[
1− sRLIB + s
2
3
(3R2L + 1)I
2
B
]
(A.2)
Often, a good fit can be obtained even by leaving the
last term out. It should be also observed that, when IB
is very small and s is not very large, we can also make the
approximation sIB = tan(sIB) in several of the equations
in this present work.
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